

ABSTRACT OF THE DISCLOSURE

A packet processing device capable of restraining overhead and processing packets at high speed. Packet
5 input section is input a packet, and internal information
handover section hands over internal information of a
packet processor. Packet computing section computes the
input packet in accordance with the internal information,
and packet output section outputs the computed packet. A
10 communication line connects such packet processors in
series.